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ABSTRACT 
 
The project consists on designing, in FPGA system, a special dynamic memory MCS-S (MIDI Capture System-
Segmented) to capture, in real time and in parallel form, musical data that come from a group of instruments while 
they play in an orchestra, as well as to obtain their score. Inside the system, each single memory segment stores 
the notes corresponding to each instrument. The control system prepares automatically the necessary memory cells 
for each instrument and inserts new notes in each segment in parallel form. The electronic components of this 
system are programmed in VHDL, to carry out later the implementation in FPGA. 
 
RESUMEN 
 
El proyecto consiste en diseñar, en un sistema FPGA, una memoria dinámica especial llamada  MCS-S (MIDI Capture 
System-Segmented)  para capturar, en tiempo real y en forma paralela, datos musicales que provienen de un 
conjunto de instrumentos mientras tocan en una orquesta, y obtener su partitura. Dentro del sistema, cada 
segmento de memoria almacena las notas que corresponden a cada instrumento. El control del sistema prepara 
automáticamente las celdas de memoria necesarias para cada instrumento e inserta de forma paralela nuevas 
notas para cada segmento. Los componentes electrónicos del sistema están programados en VHDL para después 
realizar la implementación en FPGA. 
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1. INTRODUCTION 
 
A current problem, in musical ambient, is the impossibility to extract, from a complete orchestra global analogical 
recording, a specific instrument score with musical detail expression. The sound generated in the orchestra is blended 
inside the frequencies sound spectrum, with a great harmonic content, and is impossible to obtain information for 
each instrument in a separated form.  
 
This article describes the design of a dynamic segmented memory MCS-S. This System receives musical digital 
information of MIDI type from an orchestra, separates information from each instrument and automatically stores it in 
the  appropriate memory segment. Each segments content is processed by a computer to generate the scores (one 
per instrument) through software musical tools. Figure 1 shows the inputs and outputs of the system MCS-S.  
  
 
 
 
 
 
Figure 1. Capture system 
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The MIDI (Musical Instrument Digital Interface) system is a specific digital communications language for electronic 
musical instruments. The specification OSI MIDI 1.0 (1983) was defined pricipally by Roland Sequential Circuits. The 
MIDI interface is a standard protocol to connect hardware and software in an electronic musical systems. A 5-terminal 
connector of DIN type electrically connects the hardware system to an UART communications integrated circuit. The 
software is a programmed language that transforms musical notes into binary code and it is transmitted or received at 
31.250 Bauds. The receiver (connector IN) is isolated through an optocoupler circuit. Two buffers (or double inverter) 
isolate the transmitter (connector OUT). The information received by the MIDI TRUE connector is copied and sent 
toward instruments nets systems connected in a daisy chain type [1].  
 
2. DYNAMIC SEGMENTED MEMORY  
 
The segmented memory MCS-S is made from the following main sections. The general control G unit is the one in 
charge of sending global character signals to the other subsystems. The memory control system C controls, through 
the cn control cells, all operations that memory cells makes. The dynamic segmented memory system M stores 8-bits 
data in the memory cells m n . The time control system T detects and processes in each m n  component, the notes 
duration that the instruments send. The communications interface U receives, through its components u n , a 8-bits 
data packages that each instrument sends; also a microcontroler MC  synchronize all components contained in the 
system MCS-S. 
 
The S arrangement, in expression (1), represents memory control system: the rows are data, memory cells, control 
cells and addresses; the columns are memory cells, where k = FFFFFh is the memory size  
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The general control G is a device that sends address pointers and signals to cells memory elements as registers, 
control cells and auxiliary components.  
 
A control cell is a device designed to control directly a memory cell. We define the cells system as combined elements 
C, called control cells, denoted by c n , such that c 1 − n is the previous immediate neighboring cell, c 1 + n are the later 
immediate neighboring cell, and  k n + is the memory size  (expression 2) 
 
{}        k n 1 n n n-1 3 2 1 0 , c ,  , c , c , c , , c , c , c c C + + = K K                                    (2) 
 
The control cells system C is constituted by individual succession cells each one of which interacts with its neighbors: 
the immediate previous c 1 − n and immediate later c 1 + n . A cell c n generates output signals that depend on the input 
signals sent by neighboring cells, general control and other devices. 
 
The cells are activated in parallel by each clock pulse. In that way, the control of the writing or reading operations are 
made in concurrent form, achieving with this, the maximum operation speed required to write and read data from 
separated memory segments that each musical instruments have. If data  is written in any position n, all cells next to it 
should generate control signs to displace one site all the data starting from this position, in a clock pulse.  
The function that describes the memory cell control operation is given by expression 3  
 
( )                                    ,      3 2 1 3 2 1 , , , , , , , , k n s s s s i i i i f K K =                           (3) 
where in  are input variables and sk are output  controls.   
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A memory cell is a device designed to store data. The system memory segmented is defined as M combination of 
elements called memory cells denoted by of m n , such that m 1 − n is a memory cell previous immediate neighbor, 
m 1 + n is the memory cell later immediate neighbor of mn , and  k n + is the size of the memory  
 
{}         k n 2 n 1 n n n-1 2 1 0 , m , , m , m , m , m , , m , m m M + + + = K K                 (4) 
 
The storage data system M is a memory serial arrangement of elements mn  such that each one of them can read 
data that its neighbors have. We define each memory operation by function f (W, R, P, A, M), where the arguments 
are: W is writing operation; R is reading operation; P is address pointer; A is address memory cell; and M is the 
memory. When a writing data operation is made  in any  cell mn  (insert), the cells that are next should make a 
displacement toward the right. Also, when a reading data operation (extraction) is made, the displacement will be 
made toward the left. This is carried out in parallel form, in a clockwise cycle 
 
A pointer is a data structure of 7-bits to access memory. We define the pointers system as P elements combined  
W 1 p ,…,W 16 p , called pointers writing type, and R 1 p ,…,R 16 p , called pointers reading type, whose numeric values 
have been predetermined  
 
{ }          
16 1 16 1 p p p p , R , , R , W , W P K K =                                                  (5) 
An address is a 7-bits data structure that identifies the position of a cell memory in a serial arrangement of them. The 
addresses system is defined as the group A of elements  
 
{ }       , ,    
16 1 16 1 16 1 φ   a a a a a a , D , D , R , , R , W , W A K K K =  ,                            (6) 
such that, W 1 a ,… ,W 16 a are addresses writing type, R 1 a ,…,R 16 a are addresses reading type, D 1 a ,…, D 16 a are 
addresses data type, and φ  is an empty address. The address zero, denoted by φ  allows. Reducing the 
corresponding hardware, that makes the control more efficient.  
 
The system memory is divided in 16 segments of variable size. A segment is a chain of memory cells with data which 
is accessed by 3-fixed addresses only: writing direction, reading and data direction. With this design structure, the 
memory uses in total 48 addresses. To write a data, the control points to the beginning of a segment (writing 
address), to read, it points at the end (reading address). The intermediate data placed between the principle and the 
end of each segment are marked with data addresses.  
 
When the system is initialized, the memory is empty and ready to receive data. The addresses are ordered as it is 
shown in the expressions 7 and 8, notice that there are only writing addresses one for each segment such as  
 
                 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 W W W W W W W W W W W W W W W W            (7) 
or 
          A 7 71 A 6 62 A 5 52 A 4 42 A 3 32 A 2 22 A 1 12 A 0 01 h h h h h h h h h h h h h h h h φ (8) 
 
3. OPERATIONS WITH THE MEMORY  
 
A writing operation is the process of inserting a data inside a memory segment. The first time that a data is inserted, 
the control generates a reading address R and places it after a W; the second insertion generates a data address D 
that pushes R, the following operations generate addresses D that displace the previous ones to fill the memory. 
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 (9) 
 
 
 
 
 
The expression 9 shows the state of addresses, in different clock pulses, when data are written to the segment 
number one: t 0 , initial state; t 1 , first data; t 2 , second data; t 3 , third data, etc. 
 
A reading operation is the process of extracting a data from a memory segment. The process reads the data that has 
an address R. This and the following addresses should make a displacement to fill the hole. R disappears in the 
reading of the last data and the segment is empty.  
 
The expression 10 shows the state of addresses, in different clock pulses, when data of the segment number one are 
extracted: t 0 , state of the memory; tn , three data exist: t 1 + n first data; t 2 + n , second data; t 3 + n , reading of the third 
data, R disappears and the segment is empty.  
 
 
 
 
(10) 
 
 
 
 4. STATES FOR DATA WRITING 
 
A writing state is the situation in which the memory dwell before the arrival of a clock pulse. The cells change state in 
function of the state of the input variables of each one of them. The state changes or not, when one of the writing 
pointers that generates the general control becomes present to all the cells through the writing channel, indicating 
the address to insert the new data. The states are described next. 
 
1. To change empty status to busy status that is the condition to insert the first data in a region pointed by 
p W . The following cell c 1 + n R should become an address to receive the new data.  
 
 
2. To indicate status not empty that is the condition to insert the second data in a memory region pointed by 
p W It is similar to the first case, but the reading address R has been already created (first data) and the 
segment memory is no longer empty. The following cell c 1 + n D should become an address to receive the 
next data.  
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3. To transform this address in R that is the condition to receive the first data in a memory region which is 
empty. This cell is the first one after the one that has the address pointed by 
p W ; it contains the last data 
that entered in the line, the precedent cell has writing address W.  
 
4. To transform this address in D that is the condition to receive the second data in a memory region, it is 
similar to the third case, but the memory is already busy, for this reason, a data address D is generated in cn  
and the new data is written in the memory mn . The following cell c 1 + n  should receive the address R that 
had cn . This cell is the first one after the one that has the address pointed by 
p W ; it contains the last data 
that entered in the line, the precedent cell has writing address W.  
 
5. Forward displacement that is the condition for the cell to receive data and its predecessor's c 1 − n address 
which should not have an address active W.  
 
 
6. To make displacement toward the right that is the condition to copy address and data that has the 
precedent cell. This address should be zero, the previous cell should have a not active address W.  
 
 
 
7. To make displacement to the right that is the condition to copy address and data that has the precedent 
cell. This address should be zero, the previous cell should have an address R.  
 
 
 
8. To transform an address zero in R; it is presented for a cell whose address is zero and that has precedence 
of an address active W.  
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9. Generate no action that is the condition for any cell whose address is zero and that doesn’t have 
precedence of addresses W (
1 W = 0) and R (
1 R = 0). 
 
10. Generate no action that is the condition for any cell whose address is bigger than zero and smaller than 
the writing pointer 
p W .  
 
 5. STATES FOR THE READING OF DATA  
 
For these cases, the general control sends the sign C R = 1 and the reading pointer R p to read data and to carry 
out displacements back in such a way that the left holes are empty. 
 
11. To enable data output and to move back that is the condition to copy address and data that has the 
following cell c 1 + n . 
 
12. Generate no action that is the condition for any cell whose address is bigger than zero, smaller than the 
reading pointer R p and that the following cell cn +1should not have active writing address R (AURI = 0).  
 
 
13. To change not empty state to empty state that is the condition to assure that the segment memory is 
unoccupied resetting the memory cell.  
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14. To transform this address in R and to absorb the next data that is the condition to make left displacement. 
  
 
15. To displace to the left. The cells that complete this condition only make left displacement.  
 
 
  
16. Do nothing. The cells that complete this condition don't move, they remain static.  
 
 
 6. CONCLUSIONS  
So far, we have designed VHDL programs to implement memory up to eight inputs of cells feigned with Xilinx whose 
initials tests were satisfactory. We describe the equations of each one of the output signals in function of the input 
signals to implement in software the detailed behavior of the components that the memory control system has. 
Software tools are available for the extraction and printing of the scores, besides tests and results obtained with 
commercial software.  
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